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[57] ABSTRACT
A selection switch with high isolation between R.F.
signal input terminals is achieved with a gated Schmitt
trigger circuit feeding into a control NAND gate in
each signal switching channel. The control NAND
gates of the separate signal channels are coupled to an
output terminal by a single NAND gate. The schmitt
trigger circuits and all gates are implemented with
Schottky transistor-transistor logic (TTL) circuits hav-
ing input clamping diodes. Each Schmitt trigger circuit
includes two cascaded NAND gates and a feedback
'isolation Schottky diode between one input terminal
connected to receive an R.F. input and another input
terminal connected to receive a feedback signal from
the second of the two cascaded NAND gates. Both
NAND gates of the Schmitt trigger circuits are en-
abled by the same switch control signal which enables
the control gates.
10 Claims, 2 Drawing Figures
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HIGH ISOLATIOiS R^SIGNAL SELECTION DESCRIPTION OF THE PREFERRED
SWITCHES EMBODIMENTS
In FIG. 1 there is shown an R.F. switching network
ORIGIN OF THE INVENTION
 5 for a plurality of channels 1 through N. Only the first
The invention described herein was made in the per- and Nth channel is shown and only the first channel will
formance of work under a NASA contract and is sub- ^ described since all channels are the same.
ject to the provisions of Section 305 of the National Referring now to channel 1, an input terminal 10 is
Aeronautics and Space Act of 1958, Public Law connected to an R.F. filter and .mpedance matchmg
85 568 (72 Stat 435- 42 USC 2457) I0 SeCtl°" !1 comPnsed of capacitors 12, 13, inductor 1485-568 (72 Stat. 435, 42 UJ>C 2457). ^ ^^^
 lg ^^ ^ filter characteristic and the
BACKGROUND OF THE INVENTION impedance matching characteristic is selected to the
a-c signal source connected to the input terminal 10.
This invention relates to R.F. signal selection The output terminal of the section 11 is connected to
switches, and more particularly to a digital switching
 15 m input terrninaj of a Schmitt trigger circuit 20 corn-
arrangement for selectively coupling R.F. signals to an
 prised of NAND gates 21, 22, a feedback resistor 23
output terminal with high isolation between R.F. signal
 and a Schottky diode 24. Each NAND gate is a transis-
channels. tor-transistor logic (TTL) circuit having four input ter-
In space communications, it is often desirable to minals. One input terminal of gate 22 is connected to
switch between VHP signal channels at a low frequency 20 the output of gate 21 and the rest of the input terminals
with greater than 70 db isolation between channels, ' are connected to a digital control terminal 30. One
i.e., 70 db isolation between input terminals, and be- input terminal of the gate 21 is connected to the feed-
tween unselected (off) input terminals and the output back resistor 23 and another terminal of the gate 21 is
terminal. Digital switching is desirable because it per- connected to the filter section 11. The remaining two
mils remote control, such as when a VHP signal is to 2S input terminals are connected to the control gate 30.
be selected for transmission from.a spacecraft to earth The NAND gates 21, 22, are preferably integrated
under control of a base station on earth, or under con- Schottky transistor-transistor-logic (TTL) circuits
trol of a programming system in the spacecraft. packaged together on a common substrate, such as the
Texas Instrument type 74S20 which has four input ter-
SUMMARY OF THE INVENTION 30
 minais p
According to the present invention, R.F. signal selec- . F1G * "'"""f s *e configuration of an integrated
tion under digital control is provided with high isolation Clrcult f°'lh* NAN° f tCS 21 ™* "' *"d *" the ^
, , ,__ °. . . . . ~L .. , mainmg NAND gates shown in FIG. 1. The circuit em-(about 100 db) between input terminals of channels, ^
 classic^TL desj A transistor Q jdes
and between the input terminal of an unselected chan- 35
 the basic NAND |ogic.. Each of four input terminals A,
nel and an output terminal, using a gated Schmitt tng-
 B c ^ D is clarnped to circuit ground by a metal.
ger circuit in each channel to couple an R.F. signal at semiconductor (Schottky barrier) diode. These diodes
the input terminal thereof to a control NAND gate se-
 limit negative excursions which exceed about -1 V.
lected by the same digital signal as the gated Schmitt when any input terminal is low (below about +0.8V),
trigger circuit. All selection gates are coupled to an 40
 Ae transistor Q, is turned on. All input terminals must
output channel by another NAND gate. Each Schmitt be high (about +2V) for the transistor Q, to be off. Ac-
trigger circuit is comprised of two cascaded NAND cordingly, when any of the four inputs is low, the out-
gates with feedback from the output of the second to put of the gate will be high. Because base current in the
an input of the first. The channel signal is fed to an- transistor Qi then flows out of one or more of its emit-
other input terminal of the first NAND gate. The one 45 ters, and as a result, the collector current in the transis-
and the other of the input terminals of the first NAND tor Q, will be zero.
gate are coupled by a Schottky. diode poled to be for- Since the collector of the transistor Q, is connected
ward biased by the input signal. All NAND gates are directly to the base of the transistor Q2, the transistor
transistor-transistor logic circuits, preferably of the -Qi will be turned off when the transistor -Q, is on -due
Schottky type, i.e., of the type having an effective to a lack of base current. With transistor Q2 off , transis-
Schottky diode clamp between the base and the collec- tors Q, and Q4 will also be off. Under those conditions,
,. .. i- w • . . -if MA MTV the base-emitter junction of transistor Q5 is forward :bi-tor of transistors. Each input terminal of every NAND ... - •• /-. jX -n_
. , . . . . . ased, thereby turning transistors Q5 and Q6 on. The out-gate is camped to circuit ground by a separate ' . / .„ * • •_/ X i^^c . . .. . &• j r
 put termmai w,!] then be high (about +2V).
Schottky diode. :o when all inputs A through D are positive, no current
The novel features that are considered characteristic ^
 flow ^ my Qf ^  four emitters of ^  transistor Qj.
of this invention are set forth with particularity in the ,te bage current ^ ^en flow jnto its co,,ector and
appended claims. The invention will best be under- therefore into the base of the transistor Q2, thus turning
stood from the following description when read in con- ^ transistor Q, on. The emitter of the transistor Q2 is
nection with the accompanying drawings. °° then sufficiently positive to forward bias the base-
BRIEF DESCRIPTION OF THE DRAWINGS emitter Juncti°n of transistor Q3, thereby turning the
transistor Qj on.
FIG. 1 is a schematic diagram of a. preferred embodi- Transistor Q4 is also turned on while the transistor Q2
ment of the present invention. is on. Transistor Q4 provides proper bias for the base-
FIG. 2 is a circuit diagram of an integrated-circuit emitter junction of transistor Q3. Consequently, the
TTL NAND gate employed to implement the invention transistor Q4, and its collector and base resistors, 'may
as shown in FIG. 1. • be replaced by a resistor, particularly for switching :s'ig-
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nals of lower frequencies, i.e., when high speed switch-
ing is not of paramount interest. Once the transistor Q2
is turned on, emitter current will be sufficient to
quickly turn the transistor Q3 on notwithstanding the
current path through the transistor Q< due to the high
impedance through that alternate current path. Once
the transistor Q3 is turned on, the output terminal is low
(about +0.8 V).
It is evident that the dual NAND gates 21, 22, could
be of a configuration having three input terminals, such
as the Texas Instrument type 74S10, in which case the
gate 22 would have only two input terminals connected
to the control terminal 30, and the gate 21 would have
only one input terminal connected to the control termi-
nal 21. The type 74S10 provides three gates on a com-
mon substrate, each with three input terminals. The
third gate could then be used as a control gate 31.
The control gate 31 has two input terminals, one ter-
minal connected to the output of the Schmitt trigger
circuit 20 and the other connected to the control termi-
nal 30. While the control terminal 30 is high, the gate
31 will function as an inverter coupling the Schmitt
trigger circuit to a NAND gate 32. The latter functions
as an inverter coupling the enabled control gate to an
output impedance matching section 40 comprised of a 25
d-c isolating capacitor 41 and an impedance matching
transformer 42. When the gate 31 is not enabled, its
control input is low and its output is high. With all
channel control gates disabled except one, all input ter-
minals of the gate 32 will be high, except one. That one
connected to an enabled control gate will alternate be-
tween low and high at the frequency of the R.F. input.
Consequently, the output of the gate 32 will follow the
R.F. input to the channel of the enabled control gate.
In operation, one channel is enabled at a time by a
high (+2 V) signal at its control terminal. As the input
R.F. signal reaches the high digital logic level (42 V)
the first gate 21 of the Schmitt trigger circuit is further
enabled, but it will not be turned on until the fourth
input terminal is driven to a high level through the
diode 24. Once that occurs, the output of gate 21 is
driven low and the output of enabled gate 22 goes high.
That high output is fed back via resistor 23 to hold the
fourth input terminal of the gate 21 high after the input
below the level of the output signal being fed back to
the gate 21. Consequently, the output of the gate 21 re-
mains low until the input signal from the filter 11 is low
enough to draw emitter current from the input transis-
5 tor of the NAND gate 21. This causes the output of the
gate 21 to go high. With all input terminals of the gate
22 high, the output terminal of the Schmitt trigger cir-
cuit switches to a low level. That low level signal is fed
back to the gate 21 to hold its output high through the
10 next half-cycle of the input signal until the input signal
is again sufficiently above the threshold level of the
gate 21 to forward bias the diode 24 and turn the input
transistor of the gate 21 off.
If this hysteresis were not provided by the diode 24,
15
 there would be a tendency for the Schmitt trigger cir-
cuit to "chatter" at both the turn on point and the turn
off point of the Schmitt trigger circuit, thus introducing
noise in the channel. Otherwise, the feedback resistor
23 could be connected directly to the junction between
the input filter 11 and the third input terminal of-the
gate 21. Consequently, the diode 24 is necessary for
noise free switching but it could be replaced by a resis-
tor. That would achieve the desired hysteresis, but a
diode and particularly a Schottky diode, is to be pre-
ferred for high speed switching at the high carrier fre-
quencies for which the channel switching system is in-
tended, namely for carrier signals at frequencies up to
30 MHz.
Still other Schmitt trigger circuit configurations may
be used without significantly degrading the desired iso-
lation. It is essential, however, that the Schmitt trigger
circuit be gated, i.e., enabled when the channel control
gate is enabled, and disabled when the channel control
35 gate is disabled, and that it be implemented with TTL
. gates.
Each of the TTL NAND gates in the Schmitt trigger
circuit, and the remaining TTL NAND gates in the
channel switching arrangement shown, namely NAND
gate 31 for channel 1, and corresponding control
NAND gates for the remaining channels, and the
NAND gate 32 common to all channels, are preferably
Schottky type TTL gates (sometimes referred to as
Schottky-clamped gates) which are produced utilizing
30
40
signal starts to go down below the point of forward bi- 45 conventional integrated circuit techniques of selec-
asing the diode 24. The Schmitt trigger output will then tive|y diffusing impurities through the surface of a
follow the input signal and go low when the input signal semiconductor wafer. The base contact area is ex-
drops below about 0.8 V. tended beyond the base diffusion region and over the
The function of the diode 24 is to isolate the feed- collector diffusion region. Metallization is then depos-
back from the input signal and thereby effectively ere- 50 iled over both the base and collector regions to serve
ate a hysteresis in the operation of the Schmitt trigger
circuit which would otherwise not be present if the
feedback were connected to the input terminal receiv-
ing the input signal directly. As the input signal rises in
voltage, the turn on level of the gate 21 is reached (at
about +2 V), but the diode 24 prevents the gate 21
from turning on until the rising input signal reaches a
sufficiently higher level to forward bias the diode 24.
The gate 21 will then have all input terminals high so
that its output terminal will be low. Immediately, the
input transistor of gate 22 is turned on, driving the out-
put terminal of the Schmitt trigger circuit high. That
high output signal is then fed back through the resistor
55
as the transistor base contact and the anode of a
Schottky barrier diode having as its cathode the collec-
tor of the transistor. For a description of a transistor
having a Schottky barrier diode clamping or shunting
the base-collector junction, see U.S. Pat. No.
3,463,975. That Schottky clamping diode is present in
each of the transistors Q, through Q5 of each of the
NAND gates, and is indicated in FIG. 2 by a symbol for
those transistors which can be distinguished from a
conventional symbol for a transistor as shown for tran-
sistor Q6 in that the base is turned up and in at one end
and down and in at the other. Each of the emitter
clamping diodes D,-D4 is also shown to be a Schottky
23 to the junction between the diode 24 and the fourth ,, barrier diode for high speed switching. Again, the base
input terminal of the gate 21. (cathode) is turned up and in at one end and down and
As the input signal begins to drop, the diode 24 will
be reversed biased well before the input signal drops
in at the other to signify that it is a Schottky barrier di-
ode. The same symbol is used for the diode 24 in the
3,808,464
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Schmitt trigger circuit to indicate it is a Schottky bar- Although particular embodiments of the invention
rier diode. ' have been described and illustrated herein, it is recog-
With high speed switching elements in the channel nized that modifications and equivalents may readily
switching system, high isolation (about 100 db) is occur to those skilled in the an and consequently it is
achieved at high frequencies up to about 30 MHz. For 5 intended that the-claims be interpreted'to cover such
lower frequencies, such as frequencies below 19.125 modifications and equivalents.
MHz, Schottky-clamped TTL gates need not be used . What is claimed is:
since the Schottky barrier diodes serve primarily to in- 1. A system for R.F. signal selection under control of
crease switching speeds, and not to achieve the high low level binary signals with high isolation between
isolation between channels and between input termi- 10 input terminals of a plurality of selection channels, and
nals of separate channels and the output terminal of the between the input terminal of an unselected channel
channel switching system. In other words, at low speeds and an output terminal to which a selected signal is
plain TTL gates may be used having at least an input coupled by one of said selection channels, each of said •
transistor d operating as a current switch to control channels being coupled to an output terminal by means
the base current of a control transistor and "totem '5 comprising a NAND gate having an output terminal
pole" output transistors Q3 and Q6 only one of which and a plurality of input terminals, one input terminal
is. turned on at one time by the control transistor ac- for each channel, and each of said channels comprising
cording to the level of the logic signal applied to the a gated Schmitt trigger circuit in cascade with a control
input transistor. NAND gate, said Schmitt trigger circuit comprising
By gating the Schmitt trigger circuit with the selec- two NAND gates in cascade and a feedback resistor
tion control signal as well as the control gate in each connected between the output of the second of said
1
 channel, more than 100 db isolation is achieved at fre- two NAND gates to an input terminal of the first of said
quencies to about 30 MHz with an input power level of two NAND gates, each of said two NAND gates and
+3 dBm and an output power level of+12.5 dBm from -_ said control NAND gate being enabled by a low level
an enabled switch. A typical on/off ratio has been mea- binary control signal at distinct input terminals thereof
. sured to be 110 to .118 db between input and output to function as digital logic gates, the first of said two
terminals of a channel. Isolation between input termi- NAND gates of said Schmitt trigger circuit having volt-
nals of two adjacent channels, with one of the two age reducing means connected between a distinct input
channels gated on has been measured to be 51 db, but
 30 terminal thereof connected to receive an input R.F. sig-
can also be expected to be above 100 db by proper nal and said input terminal connected to said feedback
shielding between channels. . . resistor, each of said NAND gates being a
It is evident that the input and output filters may not transistor-transistor-logic circuit comprised of a plural-
be required for some applications. Where they are in- ity of transistors of the same conductivity type includ-
cluded, the input filters may be bandpass filters for the 35 ing an input transistor having a plurality of emitters,
respective channels and the output filter may then be each connected to receive an input signal, a base con-
a sufficiently broad bandpass filter to accommodate all nected to a voltage source by a resistor, and a collector;
of the channels. However, when not included, impe- a control transistor having a base connected directly to
dance matching may nevertheless be desired, in which said collector of said input transistor, a collector con-
case impedance matching circuits of other configura- 40 nected to said source of voltage, and an emitter; and a
tions may be employed. Consequently, it is to be under- pair of output transistors, one having its emitter and the
stood that the invention is comprised of a plurality of other having its collector connected directly to an out-
gated channels connected to the output TTL NAND put terminal, said one transistor having its collector
gate, where each channel is comprised of a gated connected to said source of voltage and a base con-
Schmitt trigger circuit connected to receive a channel 45 nected to said collector of said control transistor by di-
signal at its'input and a control TTL NAND gate cou- reel current means, and said other transistor having an
pling the output of the Schmitt trigger circuit to the emitter connected to circuit ground and a base con-
output TTL NAND gate. While only 70 db isolation nected to said emitter of said control transistor by di-'
was expected from this arrangement, more than 100 db rect current means.
isolation was achieved. No other channel switching ar- $0 2. A system as defined in claim 1 wherein said voltage
rangement known or tested would yield more than reducing means connected between distinct input ter-
about SO db isolation without employing isolation tech- minals of said Schmitt trigger circuit is diode poled to
niques that would cost more to implement than this be forward biased when said input R.F. signalincreases
switching channel arrangement by more than a factor in amplitude with a given polarity necessary to turn off
of about 10. 55 the input transistor of said first of said two NAND gates
In an exemplary embodiment for selective switching of said Schmitt trigger circuit.
of a carrier signal at a frequency of 19.124 MHz into 3. A system as defined in claim 2 wherein said diode
a 50fl load, the following components were used with is a Schottky barrier type of diode.
Texas Instrument 74S20 NAND gates: 4. A system as defined in claim 3 wherein each of said
Capacitor 12 — 2 K pf emitters of said input transistor of each NAND gate is
Capacitor 13 — 15 pf " clamped to circuit ground by a distinct clamping diode
Inductor 14 — 3.3 /*h poled to be forward biased by an input signal of a polar-
Resistor 15 — 220 fi ity opposite said given polarity.
Resistor 23 — IK ,_ 5. A system as defined in claim 4 wherein each of said
Diode 24 — H-P 2817-017 clamping diodes is a Schottky-barrier type of diode.
Capacitor 41 — 2 K pf 6. A system as defined in claim 5 wherein each of said
Transformer 42 — 25 fl: 50 fl input transistor and said control transistor of each
3,808,464
NAND gate has its collector clamped to its base by a
Schottky-barrier diode junction therebetween.
7. A system as defined in claim 6 wherein said output
transistor of each NAND gate having its emitter con-
nected to circuit ground has its collector clamped to its
base by a Schottky-barrier diode junction.
8. A system as defined in claim 7 including a distinct
impedance matching section coupling each input signal
to a distinct input terminal of said plurality of selection
channels.
9. A system as defined in claim 8 including an output
8
impedance matching section connected to said output
terminal to which a selected signal is coupled by one of
said selection channels, said output impedance match-
ing section being adapted to said output terminal to a
5 load.
10. A system as defined by claim 9 wherein each of
said distinct impedance matching sections coupling
input signals to input terminals includes a filter charac-
teristic selected for the input signal coupled to an input
10 terminal.
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